

**CPE/EE 422/522**  
**Advanced Logic Design**  
**L13**

Electrical and Computer Engineering  
 University of Alabama in Huntsville

**Additional Topics in VHDL**

- Attributes
- Transport and Inertial Delays
- Operator Overloading
- Multivalued Logic and Signal Resolution
- IEEE 1164 Standard Logic
- Generics
- Generate Statements
- Synthesis of VHDL Code
- Synthesis Examples
- Files and Text IO

**Signal Attributes**

Attributes associated with signals  
 that return a value

Attribute	Returns
S'EVENT	True if an event occurred during the current delta, else false
S'ACTIVE	True if a transaction occurred during the current delta, else false
S'LAST_EVENT	Time elapsed since the previous event on S
S'LAST_VALUE	Value of S before the previous event on S
S'LAST_ACTIVE	Time elapsed since previous transaction on S


A'event – true if a change in S has just occurred

A'active – true if A has just been reevaluated, even if A does not change

**Signal Attributes (cont'd)**

- Event
  - occurs on a signal every time it is changed
- Transaction
  - occurs on a signal every time it is evaluated
- Example:

A <= B    - - B changes at time T



## Signal Attributes (cont'd)

```

entity test is
begin
    if (A'event) then Aev := '1';
    else Aev := '0';
    end if;
    if (A'active) then Aac := '1';
    else Aac := '0';
    end if;
    if (B'event) then Bev := '1';
    else Bev := '0';
    end if;
    if (B'active) then Bac := '1';
    else Bac := '0';
    end if;
    if (C'event) then Cev := '1';
    else Cev := '0';
    end if;
    if (C'active) then Cac := '1';
    else Cac := '0';
    end if;
end process;
end test;

```

09/07/2003

UAH-CPE/EE 422/522 ©AM

5

## Signal Attributes (cont'd)

### Attributes that create a signal

Attribute	Creates
S'DELAYED [(time)]*	signal same as S delayed by specified time
S'STABLE [(time)]*	Boolean signal that is true if S had no events for the specified time
S'QUIET [(time)]*	Boolean signal that is true if S had no transactions for the specified time
S'TRANSACTION	signal of type BIT that changes for every transaction on S

\* Delta is used if no time is specified

09/07/2003

UAH-CPE/EE 422/522 ©AM

6

## Examples of Signal Attributes

### VHDL Code for Attribute Test


```

entity attr_ex is
    port (B,C : in bit);
end attr_ex;

architecture test of attr_ex is
    signal A, C_delayed5, A_trans : bit;
    signal A_stable5, A_quiet5 : boolean;
begin
    A <= B and C;
    C_delayed5 <= Cdelayed(5 ns);
    A_trans <= A'transaction;
    A_stable5 <= A'stable(5 ns);
    A_quiet5 <= A'quiet(5 ns);
end test;

```

### Waveform for Attribute Test



09/07/2003

UAH-CPE/EE 422/522 ©AM

7

## Using Attributes for Error Checking

```

check: process
begin
    wait until rising_edge(Clk);
    assert (D'stable(setup_time))
        report("Setup time violation")
        severity error;
    wait for hold_time;
    assert (D'stable(hold_time))
        report("Hold time violation")
        severity error;
end process check;

```

09/07/2003

UAH-CPE/EE 422/522 ©AM

8

## Assert Statement

```

assert boolean-expression
report string-expression
severity severity-level
    
```

- If boolean expression is false display the string expression on the monitor
- Severity levels: Note, Warning, Error, Failure

09/07/2003

UAH-CPE/EE 422/522 ©AM

9

## Array Attributes

**Type** ROM is array (0 to 15, 7 downto 0) of bit;  
**Signal** ROM : ROM;

Attribute	Returns	Examples
A'LEFT(N)	left bound of Nth index range	ROM'LEFT(1) = 0 ROM'LEFT(2) = 7
A'RIGHT(N)	right bound of Nth index range	ROM'RIGHT(1) = 15 ROM'RIGHT(2) = 8
A'HIGH(N)	largest bound of Nth index range	ROM'HIGH(1) = 15 ROM'HIGH(2) = 7
A'LOW(N)	smallest bound of Nth index range	ROM'LOW(1) = 0 ROM'LOW(2) = 0
A'RANGE(N)	Nth index range	ROM'RANGE(1) = 0 to 15 ROM'RANGE(2) = 7 downto 0
A'REVERSE_RANGE(N)	Nth index range reversed	ROM'REVERSE_RANGE(1) = 15 downto 0 ROM'REVERSE_RANGE(2) = 0 to 7
A'LENGTH(N)	size of Nth index range	ROM'LENGTH(1) = 16 ROM'LENGTH(2) = 8

A can be either an array name or an array type.

Array attributes work with signals, variables, and constants.

09/07/2003

UAH-CPE/EE 422/522 ©AM

10

## Recap: Adding Vectors

-- This procedure adds two n-bit bit\_vectors and a carry and  
 -- returns an n-bit sum and a carry. Add1 and Add2 are assumed  
 -- to be of the same length and dimensioned n-1 downto 0.

```

procedure AddVec
  (Add1,Add2: in bit_vector;
   Cin: in bit;
   signal Sum: out bit_vector;
   signal Cout: out bit;
   n: in positive is
   variable C: bit;
 begin
   C := Cin;
   for i in 0 to n-1 loop
     Sum(i) <= Add1(i) xor Add2(i) xor C;
     C := (Add1(i) and Add2(i)) or (Add1(i) and C) or (Add2(i) and C);
   end loop;
   Cout <= C;
 end AddVec;
    
```

Note: Add1 and Add2 vectors must be dimensioned as N-1 downto 0.

Use attributes to write more general procedure that places no restrictions on the range of vectors other than the lengths must be same.

09/07/2003

UAH-CPE/EE 422/522 ©AM

11

## Procedure for Adding Bit Vectors

-- This procedure adds two bit\_vectors and a carry and returns a sum  
 -- and a carry. Both bit\_vectors should be of the same length.

```


procedure AddVec2
  (Add1,Add2: in bit_vector;
   Cin: in bit;
   signal Sum: out bit_vector;
   signal Cout: out bit) is
  variable C: bit := Cin;
  alias n1: bit_vector(Add1'length-1 downto 0) is Add1;
  alias n2: bit_vector(Add2'length-1 downto 0) is Add2;
  alias S: bit_vector(Sum'length-1 downto 0) is Sum;
 begin
  assert ((n1'length = n2'length) and (n1'length = S'length))
  report "Vector lengths must be equal!"
  severity error;
  for i in S'reverse_range loop
    S(i) <= n1(i) xor n2(i) xor C;
    C := (n1(i) and n2(i)) or (n1(i) and C) or (n2(i) and C);
  end loop;
  Cout <= C;
 end AddVec2;
    
```

09/07/2003

UAH-CPE/EE 422/522 ©AM

12

## Transport and Inertial Delay



Z1 <= transport X after 10 ns; -- transport delay  
 Z2 <= X after 10 ns; -- inertial delay  
 Z3 <= reject 4 ns X after 10 ns; -- delay with specified rejection pulse width

09/07/2003

UAH-CPE/EE 422/522 ©AM

13

## Transport and Inertial Delay (cont'd)

Z3 <= reject 4 ns X after 10 ns;

Reject is equivalent to a combination of inertial and transport delay:

Zm <= X after 4 ns;

Z3 <= transport Zm after 6 ns;

Statements executed at time T

- B at T+1, C at T+2

A <= transport B after 1 ns;

A <= transport C after 2 ns;

Statements executed at time T

- C at T+2:

Statements executed at time T

- C at T+1:

A <= B after 1 ns;

A <= transport B after 2 ns;

A <= C after 2 ns;

A <= transport C after 1 ns;

09/07/2003

UAH-CPE/EE 422/522 ©AM

14

## Operator Overloading

- Operators +, - operate on integers
- Write procedures for bit vector addition/subtraction
  - addvec, subvec
- Operator overloading allows using + operator to implicitly call an appropriate addition function
- How does it work?
  - When compiler encounters a function declaration in which the function name is an operator enclosed in double quotes, the compiler treats the function as an operator overloading ("+")
  - when a "+" operator is encountered, the compiler automatically checks the types of operands and calls appropriate functions

09/07/2003

UAH-CPE/EE 422/522 ©AM

15

## VHDL Package with Overloaded Operators

```
-- This package provides two overloaded functions for the plus operator
package bit_overload is
function "+" (Add1, Add2: bit_vector) return bit_vector;
function "+" (Add1: bit_vector; Add2: integer) return bit_vector;
end bit_overload;

library IEEE;
use IEEE.bit_pkg.all;
package body bit_overload is
-- This function returns a bit_vector sum of two bit_vector operands.
-- The add is performed bit by bit with an external carry.
function "+" (Add1, Add2: bit_vector) return bit_vector is
variable sum: bit_vector(Add1'length-1 downto 0);
variable c: bit := '0'; -- no carry in
alias n1: bit_vector(Add1'length-1 downto 0) is Add1;
alias n2: bit_vector(Add2'length-1 downto 0) is Add2;
begin
for i in sum'range loop
sum(i) := n1(i) xor n2(i) xor c;
c := (n1(i) and n2(i)) or (n1(i) and c) or (n2(i) and c);
end loop; return (sum);
end "+";
-- This function returns a bit_vector sum of a bit_vector and an integer
-- using the previous function after the integer is converted.
function "+" (Add1: bit_vector; Add2: integer) return bit_vector is
begin
return (Add1 + int2vec(Add2, Add1'length));
end "+";
end bit_overload;
```

09/07/2003

UAH-CPE/EE 422/522 ©AM

16

## Overloaded Operators

- A, B, C – bit vectors
- $A \leq B + C + 3$  ?
- $A \leq 3 + B + C$  ?
- Overloading can also be applied to procedures and functions
  - procedures have the same name – type of the actual parameters in the procedure call determines which version of the procedure is called


09/07/2003

UAH-CPE/EE 422/522 ©AM

17

## Multivalued Logic

- Bit (0, 1)
- Tristate buffers and buses => high impedance state 'Z'
- Unknown state 'X'
  - e. g., a gate is driven by 'Z', output is unknown
  - a signal is simultaneously driven by '0' and '1'



09/07/2003

UAH-CPE/EE 422/522 ©AM


18

## Tristate Buffers

```

use WORK_PACK.all;
entity t_buf_exmpl is
    port (a,b,c,d : in X01Z; -- signals are
          f : out X01Z); -- 4 valued
    end t_buf_exmpl;
architecture t_buf_conc of t_buf_exmpl is
begin
    f <= b when b = '1' else 'Z';
    f <= c when c = '1' also 'Z';
end t_buf_conc;

architecture t_buf_drv of t_buf_exmpl is
begin
    buff1: process (a,b)
    begin
        if (b='1') then f<=a;
        else
            f<='Z'; --"drive" the output high Z when not enabled
        end if;
    end process buff1;
    buff2: process (c,d)
    begin
        if (d='1') then f<=c;
        else
            f<='Z'; --"drive" the output high Z when not enabled
        end if;
    end process buff2;
end t_buf_drv;
    
```



Resolution function to determine the actual value of f since it is driven from two different sources

09/07/2003

UAH-CPE/EE 422/522 ©AM

19

## Signal Resolution

- VHDL signals may either be resolved or unresolved
- Resolved signals have an associated resolution function
- Bit type is unresolved –
  - there is no resolution function
  - if you drive a bit signal to two different values in two concurrent statements, the compiler will generate an error


09/07/2003

UAH-CPE/EE 422/522 ©AM

20

## Signal Resolution (cont'd)

```
signal R : X01Z := 'Z'; ...
R <= transport '0' after 2 ns, 'Z' after 6 ns;
R <= transport '1' after 4 ns;
R <= transport '1' after 8 ns, '0' after 10 ns;
```



09/07/2003

UAH-CPE/EE 422/522 ©AM

21

## Resolution Function for X01Z

```
package fourpack is
  type x01z is ('0','1','Z'); -- x01z is unresolved
  type x01z_vector is array (natural range <->) of x01z;
  function resolved4 (s: x01z_vector) return x01z;
  subtype x01z is resolved4 x01z;
  -- x01z is a resolved subtype which uses the resolution function resolved4
  type x01z_vector is array (natural range <->) of x01z;
end fourpack;

package body fourpack is
  type x01z_table is array (1 to x01z'last) of x01z;
  constant resolution_table : x01z_table := (
    ('X','X','X'),
    ('X','0','X','0'),
    ('X','X','1','1'),
    ('X','0','1','Z'));
  function resolved4 (s: x01z_vector) return x01z is
    variable result : x01z := 'Z';
  begin
    if (s'length = 1) then
      return s(1'low);
    else
      for i in s'range loop
        result := resolved4(s(i)&result, s(i));
      end loop;
    end if;
    return result;
  end resolved4;
end fourpack;
```

Define AND and OR for 4-valued inputs?

09/07/2003

UAH-CPE/EE 422/522 ©AM

22

## AND and OR Functions Using X01Z

AND	'X'	'0'	'1'	'Z'
'X'	'X'	'0'	'X'	'X'
'0'	'0'	'0'	'0'	'0'
'1'	'X'	'0'	'1'	'X'
'Z'	'X'	'0'	'X'	'X'

OR	'X'	'0'	'1'	'Z'
'X'	'X'	'X'	'1'	'X'
'0'	'X'	'0'	'1'	'X'
'1'	'1'	'1'	'1'	'1'
'Z'	'X'	'X'	'1'	'X'

09/07/2003

UAH-CPE/EE 422/522 ©AM

23

## IEEE 1164 Standard Logic

- 9-valued logic system
  - 'U' – Uninitialized
  - 'X' – Forcing Unknown
  - '0' – Forcing 0
  - '1' – Forcing 1
  - 'Z' – High impedance
  - 'W' – Weak unknown
  - 'L' – Weak 0
  - 'H' – Weak 1
  - 'I' – Don't care

If forcing and weak signal are tied together, the forcing signal dominates.

Useful in modeling the internal operation of certain types of ICs.

In this course we use a subset of the IEEE values: X01Z

09/07/2003

UAH-CPE/EE 422/522 ©AM

24

## Resolution Function for IEEE 9-valued

```
CONSTANT resolution_table : std_logic_table := (
-- | U X 0 1 Z W L H -
| U | U | U | U | U | U | U | U | U | U |
| X | 'X' | 'X' | 'X' | 'X' | 'X' | 'X' | 'X' | 'X' | 'X' |
| 0 | '0' | '0' | '0' | '0' | '0' | '0' | '0' | '0' | '0' |
| 1 | '1' | '1' | '1' | '1' | '1' | '1' | '1' | '1' | '1' |
| Z | 'Z' | 'Z' | 'Z' | 'Z' | 'Z' | 'Z' | 'Z' | 'Z' | 'Z' |
| W | 'W' | 'W' | 'W' | 'W' | 'W' | 'W' | 'W' | 'W' | 'W' |
| L | 'L' | 'L' | 'L' | 'L' | 'L' | 'L' | 'L' | 'L' | 'L' |
| H | 'H' | 'H' | 'H' | 'H' | 'H' | 'H' | 'H' | 'H' | 'H' |
| - | '-' | '-' | '-' | '-' | '-' | '-' | '-' | '-' | '-' |
);
```

09/07/2003

UAH-CPE/EE 422/522 ©AM

25

## AND Table for IEEE 9-valued

```
CONSTANT and_table : std_logic_table := (
-- | U X 0 1 Z W L H -
| U | U | X | 0 | 1 | Z | W | L | H | - |
| X | 'X' | '0' | 'X' | 'X' | 'X' | '0' | 'X' | 'X' | 'X' |
| 0 | '0' | '0' | '0' | '0' | '0' | '0' | '0' | '0' | '0' |
| 1 | '1' | 'X' | '0' | '1' | 'X' | 'X' | '0' | '1' | 'X' |
| Z | 'X' | '0' | 'Z' | 'X' | 'X' | 'X' | '0' | 'X' | 'X' |
| W | 'X' | '0' | 'W' | 'X' | 'X' | 'X' | '0' | 'X' | 'X' |
| L | '0' | '0' | 'L' | '0' | '0' | '0' | '0' | '0' | '0' |
| H | 'X' | '0' | 'H' | 'X' | 'X' | 'X' | '0' | '1' | 'X' |
| - | 'X' | '0' | '-' | 'X' | 'X' | 'X' | '0' | 'X' | 'X' |
);
```

09/07/2003

UAH-CPE/EE 422/522 ©AM

26

## AND Function for std\_logic\_vectors

```
function "and" (l : std_ulogic; r : std_ulogic) return UGX01 is
begin
    return (and_table(l, r));
end "and";

function "and" (l : std_logic_vector; r : std_logic_vector) is
alias lv : std_logic_vector ( 1 to l'LENGTH ) is l;
alias rv : std_logic_vector ( 1 to r'LENGTH ) is r;
variable result : std_logic_vector ( 1 to l'LENGTH );
begin
    if ( l'LENGTH /= r'LENGTH ) then
        assert FALSE
        report "arguments of overloaded 'and' operator are not of the same length"
        severity FAILURE;
    else
        for i in result'RANGE loop
            result(i) := and_table(lv(i), rv(i));
        end loop;
    end if;
    return result;
end "and";
```

09/07/2003

UAH-CPE/EE 422/522 ©AM

27

## Generics

- Used to specify parameters for a component in such a way that the parameter values must be specified when the component is instantiated
- Example: rise/fall time modeling

```
entity RAND2 is
generic (Trise, Tfall, tdrive, load : natural);
port (o,b : in bit; c : out bit);
end RAND2;

architecture behavior of RAND2 is
signal rand_value : bit;
begin
    rand_value <= a rand b;
    c <= rand_value after (Trise + 3 ns * load) when rand_value = '1'
    else rand_value after (Tfall + 2 ns * load);
end behavior;
```

09/07/2003

UAH-CPE/EE 422/522 ©AM

28

## Rise/Fall Time Modeling Using Generics

```

entity NAND2 is
  generic (Trise, Tfall: time; load: natural);
  port (a,b : in bit; c : out bit);
end NAND2;

architecture behavior of NAND2 is
  signal rand_value : bit;
begin
  rand_value <= a and b;
  c <= rand_value after (Trise + 3 ns + load) when rand_value = '1'
  else rand_value after (Tfall + 2 ns + load);
end behavior;

entity NAND2_test is
  port (in1, in2, in3, in4 : in bit;
        out1, out2 : out bit);
end NAND2_test;

architecture behavior of NAND2_test is
  component NAND2 is
    generic (Trise: time := 3 ns; Tfall: time := 2 ns;
            load: natural := 1);
    port (a,b : in bit;
          c : out bit);
  end component;
begin
  U1: NAND2 generic map (2 ns, 1 ns, 2) port map (in1, in2, out1);
  U2: NAND2 port map (in3, in4, out2);
end behavior;

```


09/07/2003

UAH-CPE/EE 422/522 ©AM

29

## Generate Statements

- Provides an easy way of instantiating components when we have an iterative array of identical components
- Example: 4-bit RCA



09/07/2003

UAH-CPE/EE 422/522 ©AM

30

## 4-bit Adder

```

entity Adder4 is
  port (A, B: in bit_vector(3 downto 0); Ci: in bit; -- Inputs
        S: out bit_vector(3 downto 0); Co: out bit); -- Outputs
end Adder4;

architecture Structure of Adder4 is
  component FullAdder
    port (X, Y, Cin: in bit; -- Inputs
          Cout, Sum: out bit); -- Outputs
  end component;
  signal C: bit_vector(3 downto 1);
begin
  --Instantiate four copies of the FullAdder
  FA0: FullAdder port map (A(0), B(0), Ci, C(1), S(0));
  FA1: FullAdder port map (A(1), B(1), C(1), C(2), S(1));
  FA2: FullAdder port map (A(2), B(2), C(2), C(3), S(2));
  FA3: FullAdder port map (A(3), B(3), C(3), Co, S(3));
end Structure;

```

09/07/2003

UAH-CPE/EE 422/522 ©AM

31

## 4-bit Adder using Generate

```

entity Adder4 is
  port (A, B: in bit_vector(3 downto 0); Ci: in bit; -- Inputs
        S: out bit_vector(3 downto 0); Co: out bit); -- Outputs
end Adder4;

architecture Structure of Adder4 is
  component FullAdder
    port (X, Y, Cin: in bit; -- Inputs
          Cout, Sum: out bit); -- Outputs
  end component;
  signal C: bit_vector(4 downto 0);
begin
  C(0) <= Ci;
  -- generate four copies of the FullAdder
  FullAdd4: for i in 0 to 3 generate
  begin
    FAx: FullAdder port map (A(i), B(i), C(i), C(i+1), S(i));
  end generate FullAdd4;
  Co <= C(4);
end Structure;

```

09/07/2003

UAH-CPE/EE 422/522 ©AM

32



## Synthesis of VHDL Code

- Synthesizer
  - take a VHDL code as an input
  - synthesize the logic: output may be a logic schematic with an associated wirelist
- Synthesizers accept a subset of VHDL as input
- Efficient implementation?
- Context

```

...
A <= B and C;      wait until clk'event and clk = '1';
A <= B and C;
    
```

Implies CM for A

Implies a register or flip-flop

09/07/2003

UAH-CPE/EE 422/522 ©AM

33

## Synthesis of VHDL Code (cont'd)

- When use integers specify the range
  - if not specified, the synthesizer may infer 32-bit register
- When integer range is specified, most synthesizers will implement integer addition and subtraction using binary adders with appropriate number of bits
- General rule: when a signal is assigned a value, it will hold that value until it is assigned new value

09/07/2003

UAH-CPE/EE 422/522 ©AM


34

## Unintentional Latch Creation

```

entity latch_example is
  port(a: in integer range 0 to 3;
        b: out bit);
end latch_example;

architecture test1 of latch_example is
begin
  process(s)
  begin
    case a is
      when 0 => b <= '1';
      when 1 => b <= '0';
      when 2 => b <= '1';
      when others => null;
    end case;
  end process;
end test1;
    
```



What if a = 3?

The previous value of b should be held in the latch, so G should be 0 when a = 3.

09/07/2003

UAH-CPE/EE 422/522 ©AM

35

## If Statements

```

if A = '1' then NextState <= 3;
end if;
    
```

What if A /= 1?

Retain the previous value for NextState?

Synthesizer might interpret this to mean that NextState is unknown!

```

if A = '1' then NextState <= 3;
else NextState <= 2;
end if;
    
```

09/07/2003

UAH-CPE/EE 422/522 ©AM


36

## Synthesis of a Case Statement

```

entity case_example is
  port(a: in integer range 0 to 2;
        b: out integer range 0 to 3);
end case_example;
architecture test1 of case_example is
begin
  process(a)
  begin
    case a is
      when 0 => b <= 2;
      when 1 => b <= 3;
      when 2 => b <= 3;
    end case;
  end process;
end test1;

```




09/07/2003

UAH-CPE/EE 422/522 ©AM

37

## Case Statement: Before and After Optimization



09/07/2003

UAH-CPE/EE 422/522 ©AM

38


## Synthesis of an If Statement

```

entity if_example is
  port(A,B: in bit;
        C,D,E: in bit_vector(2 downto 0);
        Z: out bit_vector(2 downto 0));
end if_example;
architecture test1 of if_example is
begin
  process(A,B)
  begin
    if A = '1' then Z <= C;
    elsif B = '1' then Z <= D;
    else Z <= E;
    end if;
  end process;
end test1;

```

Synthesized code before optimization



09/07/2003

UAH-CPE/EE 422/522 ©AM

39

## Standard VHDL Synthesis Package

- Every VHDL synthesis tool provides its own package of functions for operations commonly used in hardware models
- IEEE is developing a standard synthesis package, which includes functions for arithmetic operations on bit\_vectors and std\_logic\_vectors
  - numeric\_bit package defines operations on bit\_vectors
    - type unsigned is array (natural range<>) of bit;
    - type signed is array (natural range<>) of bit;
  - package include overloaded versions of arithmetic, relational, logical, and shifting operations, and conversion functions
  - numeric\_std package defines similar operations on std\_logic\_vectors

09/07/2003

UAH-CPE/EE 422/522 ©AM

40

## Numeric\_bit, Numeric\_std

- Overloaded operators
  - Unary: abs, -
  - Arithmetic: +, -, \*, /, rem, mod
  - Relational: >, <, >=, <=, =, /=
  - Logical: not, and, or, nand, nor, xor, xnor
  - Shifting: shift\_left, shift\_right, rotate\_left, rotate\_right, sll, srl, rol, ror

09/07/2003

UAH-CPE/EE 422/522 ©AM

41

## Numeric\_bit, Numeric\_std (cont'd)

If the left and right signed operands are of different lengths, the shortest operand will be sign-extended before performing an arithmetic operation. For unsigned operands, the shortest operand will be extended by filling in 0's on the left. Examples:

```
signed:  "01101" + "1011"  becomes  "01101" + "11011" = "01000"
unsigned: "01101" + "1011"  becomes  "01101" + "01011" = "11000"
```

When addition is performed on unsigned or signed operands, the final carry is discarded and overflow is ignored. If a carry is needed, an extra bit can be added to one of the operands. Examples:

09/07/2003

UAH-CPE/EE 422/522 ©AM

41

09/07/2003

UAH-CPE/EE 422/522 ©AM

42

## Numeric\_bit, Numeric\_std (cont'd)

```
constant A: unsigned[3 downto 0] := "1101";
constant B: signed[3 downto 0] := "1011";
variable Sumu: unsigned[4 downto 0];
variable Sums: signed[4 downto 0];
variable Overflow: boolean;
-----
Sumu := '0' & A + unsigned("0101");
-- result is "10010" (sum = 2, carry = 1)
Sums := B(3) & B + signed("1101");
-- result is "11000" (sum = -8, carry = 1)
Overflow := Sums(4) /= Sums(3) -- Overflow is false
```

In the above example, the notation unsigned("0101") is a type qualification which assigns the type unsigned to the bit vector "0101".

09/07/2003

UAH-CPE/EE 422/522 ©AM

43

## Synthesis Examples (1)

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity example is
port (signal clock: in bit;
      signal A, B: in signed[3 downto 0];
      signal go: out boolean);
signal acc: inout signed[3 downto 0] := "0000";
signal count: inout unsigned[3 downto 0] := "0000";
end example;

architecture ex of example is
begin
  go <= (A > B); -- 4-bit comparator
  process
  begin
    wait until clock'event and clock = '1';
    acc <= acc + B; -- 4-bit register and 4-bit adder
    count <= count + 1; -- 4-bit counter
  end process;
end;
```

09/07/2003

UAH-CPE/EE 422/522 ©AM

44